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Two-dimensional semiconducting materials of the transition-metal-dichalcogenide family, such as 
MoS2 and WSe2, have been intensively investigated in the past few years, and are considered as viable 
candidates for next-generation electronic devices. In this paper, for the first time, we study scaling 
trends and evaluate the performances of polarity-controllable devices realized with undoped mono- and 
bi-layer 2D materials. Using ballistic self-consistent quantum simulations, it is shown that, with the 
suitable channel material, such polarity-controllable technology can scale down to 5 nm gate lengths, 
while showing performances comparable to the ones of unipolar, physically-doped 2D electronic 
devices.
Miniaturization of silicon-based CMOS devices has been the main drive of the silicon industry for nearly half a 
century, and has allowed an exponential increase in computing power, as embodied by Moore’s law. With phys-
ical gate lengths slowly approaching 10 nm, the limits of current silicon technology are becoming increasingly 
difficult to overcome, and new semiconductor materials and novel device concepts have been studied, that could 
ultimately outperform silicon1,2. Among the materials that have been studied as a semiconducting channel for 
charge-based devices, 2-dimensional (2D) materials of the transition-metal-dichalcogenide (TMDCs) family3 
are one of the most exciting and promising opportunities, thanks to their electrical and physical properties4,5. 
The presence of a sizeable bandgap (1~2 eV) makes TMDCs materials appealing for electronics applications, 
as it allows us to realize devices with low leakage floor and high ON/OFF current ratios6–10. Amongst the other 
remarkable features of TMDCs, their layered structure provides 2D films of controllable uniform thickness with 
dangling-bonds free interfaces. Moreover, their extreme thinness and low in-plane dielectric constant alleviate 
short-channel effects (SCE) and drain-induced-barrier-lowering (DIBL)11,12, which are detrimental to device per-
formances. The high effective mass of charge carriers (especially with respect to III-V materials) helps reducing 
direct source-to-drain tunneling at ultra-scaled dimensions13,14, providing a better control of the device OFF-state 
by the gate terminals. Furthermore, 2-dimensional materials are attractive for monolithic integration on top of 
CMOS or multi-stacking of TMDCs layers15, thanks to the low thermal budget needed in the fabrication process.
The most studied material of the TMDCs family, MoS2, has proven to be a viable solution for the realization of 
n-MOS transistors6,7, and ultra-scaled n-type devices have been recently demonstrated16,17. Short channel MoS2 
p-type FETs fabricated with doped silicon contacts18 have also been reported, however, MoS2 has not experi-
mentally shown any ambipolar behaviour, which is essential for the realization of polarity-controllable devices. 
Reports of ambipolar contacts to MoS2 are in fact limited to devices realized on thick flakes on a PMMA sub-
strate19 or devices gated with ionic liquids20. So far, the most promising material for the realization of both n- and 
p-type devices is arguably tungsten diselenide (WSe2), for which high carrier mobility21, ambipolar behavior22 and 
CMOS devices have been reported experimentally8,9. The ambipolar behavior of WSe2 has recently been exploited 
to realize polarity-controllable devices, based on undoped Schottky-barrier (SB) double-independent-gate (DIG) 
FETs23, as shown in Fig. 1. The device, presented in Fig. 1a, was experimentally realized on a WSe2 flake, and bur-
ied DIG gates were used to control its polarity and ON/OFF status23. The need for physical doping of the devices 
1Integrated System Laboratory (LSI), School of Engineering, École Polytechnique Fédérale de Lausanne (EPFL), CH-
1015 Lausanne, Switzerland. 2IMEC, Kapeldreef 75, B-3001 Leuven, Belgium. 3KU Leuven, Celestijnenlaan 200D, 
B-3001, Leuven, Belgium. 4Laboratory of NanoIntegrated Systems (LNIS), Department of Electrical and Computer 
Engineering, University of Utah, Salt-Lake City, Utah 84112, USA. Correspondence and requests for materials should 
be addressed to G.V.R. (email: giovanni.resta@epfl.ch) or I.P.R. (email: iuliana.radu@imec.be) or P.-E.G. (email: 
pierre-emmanuel.gaillardon@utah.edu)
Received: 24 November 2016
Accepted: 27 February 2017
Published: 30 March 2017
OPEN
www.nature.com/scientificreports/
2Scientific RepoRts | 7:45556 | DOI: 10.1038/srep45556
is eliminated, and the Schottky barriers created at the source and drain contact are tuned by an additional gate, 
namely program gate (PG), in order to select the charge carriers that can be injected in the channel. This class of 
devices allows the dynamic selection of the transistor polarity by the use of the PG, acting at the contact inter-
faces, while the control gate (CG), placed in the central region of the channel, controls the ON/OFF status of the 
device, as measured in Fig. 1(b,c).
The possibility of using electrostatic doping to control the device polarity avoids any complicated doping step 
during the fabrication process, to the benefit of fabrication simplicity and device regularity. In fact, no separate 
fabrication process is needed for n- or p-type devices, as the polarity can be dynamically controlled at runtime 
by the PG. Moreover, the device switching properties become more expressive, as each device is now acting as 
a comparison-driven switch and will allow the realization of compact logic gates, thus improving the compu-
tational density in 2D-flatronics23,24. However, to date, scaling opportunities with 2D materials have been the-
oretically explored only in unipolar, physically-doped devices, with Ohmic contacts11–14,25. This has been done 
disregarding the great difficulties that the accurate and controlled doping of the material brings to the fabrication 
Figure 1. Experimental demonstration of polarity-controllable behavior in WSe2. (a) AFM topography 
image of the experimental device, recolored to highlight the device structure. Both the PG and CG were realized 
as bottom-gates. The thickness of the flake was 7.5 nm. (b) p-type transfer characteristics measured sweeping the 
voltage applied to the control gate (VCG) at different negative VPG voltages. (c) n-type transfer curves measured 
on the same device with positive voltages applied to the PG. The experimental device had 1.5 μ m channel length 
and 5.5 μ m channel width.
Figure 2. 3D schematic of the simulated devices. (a) Topgate (TG) device structure. (b) Double-gate (DG) 
device structure. In both schematics the semiconducting 2D channel is highlighted, with its atomic structure 
shown in the dashed boxes.
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process, i.e., doping is already one of the major sources of variability in silicon CMOS devices26, and that achiev-
ing Ohmic contact to 2D materials has, so far, proven to be a challenging task. Here we study, for the first time, 
scaling opportunities for polarity-controllable devices based on 2D materials of the TMDCs family. To estimate 
the electrical characteristics of such ultra-scaled devices, we use ballistic self-consistent quantum simulations in 
the non-equilibrium Green’s function (NEGF) formalism, as described in Methods. We first explore scaling for 
devices based on WSe2, the most promising material for which experimental results, presented in Fig. 1, are avail-
able23, and then focus on the selection of novel 2D semiconductor, for which experimental demonstrations are 
still lacking, to enhance the performances of the device. We show that such device can achieve performances that 
are comparable to unipolar doped devices with Ohmic contacts simulated with a similar approach, while bring-
ing considerable simplifications to the fabrication process and bearing the promise of enhanced performances at 
circuit level.
Methodology
Figure 2 shows the 3D schematic structures of the simulated devices with top-gate (TG) and double-gate (DG) 
geometry (Fig. 2(a,b), respectively). In the top-gate configuration, HfO2 (κ = 25, equivalent oxide thickness 
(EOT) = 0.47 nm) was used as top dielectric, while SiO2 (κ = 3.9, EOT = 30 nm) was considered as bottom dielec-
tric. For the double-gate geometry HfO2 (κ = 25, EOT = 0.47 nm) was used for top and bottom gate dielectrics. 
We modeled the 2D semiconducting channel with a 2-band tight-binding (TB) Hamiltonian, created from the 
material properties shown in Table 1 (see also Methods).
The model was extended to bilayer 2D materials by adding an interlayer hopping parameter in the 
effective-mass Hamiltonian, to account for coupling between the two layers27. We studied the device switching 
properties performing self-consistent ballistic simulations, iteratively solving Poisson and Schrödinger equation 
(within the NEGF formalism), with an open-source quantum transport code28,29. No doping was introduced at 
source and drain contacts for both gate geometries and we assumed mid-gap SB contacts, to have symmetric 
characteristics for the two polarities. We evaluated the device performances at different gate lengths, keeping 
the same length for both the CG and PG gates (LCG = LPG) and fixing the length of the ungated channel region 
1L WSe2 2L WSe2 2L MX2
a (Å) 0.328 0.328 0.370
EG (eV) 1.5 1.1 0.8
φ SB (eV) 0.75 0.55 0.4
me 0.33 0.33 0.3
mh 0.45 0.45 0.4
Table 1. Material properties used to construct the effective mass Hamiltonian. a is the lattice constant, EG 
the bandgap, φSB the Schottky-barrier height at source and drain and me, mh are the effective masses.
Figure 3. Band-diagrams of the 4 regions of operation extracted from the simulation with monolayer WSe2 
at LG = 8 nm. (a) n-type operation, for VPG = 1 V. The program gate (PG) sets the polarity of the device, by 
thinning the Schottky barrier (SB) for electrons (e−) at source and drain, while the control gate (CG) controls 
the ON/OFF switching of the FET. In the OFF-state (VCG = 0 V), the potential barrier, created in the channel 
by the CG, blocks electron conduction from source to drain (red crossed line). In the ON-state, with the band 
diagram extracted at VCG = 0.8 V, the barrier is removed and electron conduction takes place (green arrow). (b) 
p-type operation for VPG = − 1 V. In this case, the negative voltage applied to the PG enables holes (h+) to be 
injected in the channel at source (green arrow). In a similar way, as described for n-type operation, the potential 
barrier created by the CG blocks the flow of holes from source to drain (red crossed line).
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(LOPEN), separating PG and CG, to LCG/2, as shown in Fig. 2. Thus, in the remainder of the article, we will refer 
to LG as the length of each gated segment. The program gates are placed in close proximity to source and drain 
contact (an underlap of 0 nm is used in all simulations) in order to provide the most efficient modulation of the 
Schottky barrier. For each simulated transfer characteristic, the value of the voltage applied to the program gate 
(VPG) was fixed, thus setting the device polarity, and the switching properties as a function of the control gate 
voltage (VCG) were studied.
Results and Discussion
The operation principle of the device is shown in Fig. 3 with the help of the band-diagrams extracted from the 
simulations on monolayer (1 L) WSe2 at LG = 8 nm. The PG controls the device polarity by tuning the effective 
Schottky barriers height (φSB) at source and drain (n-type behavior at VPG = 1 V in Fig. 3a and p-type behavior at 
VPG = − 1 V in Fig. 3b) while the control gate (CG) determines the ON/OFF state of the FET by controlling the 
Figure 4. Simulated transfer characteristics for monolayer-WSe2 polarity-controllable FETs at different 
gate lengths. Monolayer-WSe2 was modeled with 1.5 eV bandgap and the hopping parameters of the effective 
mass Hamiltonian were calculated using an effective mass (me) of 0.33 m0 for electrons and of 0.45 m0 for holes. 
The Schottky barrier height (φSB) was set to 0.75 eV for both charge carriers, simulating a mid-gap Schottky 
contact. (a,b) Transfer characteristics of p- and n-type FET with top-gated geometry. The gate length is varied 
from 10 nm down to 4 nm. (c,d) Transfer characteristics of p- and n-type FET with double-gated geometry. The 
gate length is varied from 10 nm down to 4 nm.
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potential barrier in the central region of the channel. Our simulation results show that the polarity of the device 
can be controlled at ultra-scaled dimensions, down to 4 nm gate lengths, when direct tunneling through the CG 
potential barrier begins to considerably degrade the device OFF-state.
Figure 4 shows the simulated p- and n-type transfer characteristics for 1L-WSe2 channel, with TG (Fig. 4(a,b)) 
and DG (Fig. 4(c,d)) geometry. The gate length is varied to show the impact of scaling on the device character-
istics. It is found that 1L-WSe2 provides excellent control of the device OFF-state, thanks to the high bandgap 
(~1.5 eV)30, but also severely limits the ON-current of the device due to the high Schottky barrier (φSB = 0.75 eV) 
present at source, where carriers are injected in the channel. The modulation induced by the PG at ± 1 V is enough 
to show conduction of charge carriers, but the ON-currents only reach values of a few μ A/μ m for DG geometry.
Therefore, to increase the ON current of the devices, bilayer (2 L) WSe2 was studied as a channel material. In 
its bilayer form WSe2 shows a reduced bandgap of ~1.1 eV31, which together with the increased mobile charge 
Figure 5. Simulated transfer characteristics for bilayer-WSe2 polarity-controllable FETs. 2L-WSe2 was 
modeled with 1.1 eV bandgap and the hopping parameters of the effective mass Hamiltonian were calculated 
using an effective mass (me) of 0.33 m0 for electrons and of 0.45 m0 for holes. An interlayer hopping parameter 
was added to the Hamiltonian to account for interlayer coupling. The Schottky-barrier height (φSB) was set 
to 0.55 eV for both charge carriers, simulating a mid-gap Schottky contact. (a,b) Transfer characteristics of 
p- and n-type FET with top-gated geometry. The gate length is varied from 10 nm down to 4 nm. (c,d) Transfer 
characteristics of p- and n-type FET with double-gated geometry. The gate length is varied from 10 nm down to 
4 nm.
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density, provided by the additional layer, is predicted to improve the device ON-state. Figure 5 shows the simu-
lated transfer characteristics of 2L-WSe2 FETs for both polarities and gate geometries, at different gate lengths.
As a result of the decrease in Schottky-barrier height at the contact interface (φSB = 0.55 eV), the ON-currents 
are increased by 2 orders of magnitude. With the lowering of the semiconducting bandgap, the potential barrier 
created by the CG in the OFF-state of the device is also decreased, deteriorating the device OFF-current. The IOFF 
is increased by almost 3 orders of magnitude. Nevertheless, the transfer characteristics presented in Fig. 5, show 
that even at the shortest gate length simulated (LG = 4 nm), IOFF is still on the range of 10−4 μ A/μ m, providing 
ION/IOFF > 106. The use of a DG geometry benefits the electrostatic control of the gates over the channel, and 
eliminates the charge screening effect between the layers that occurs in the TG structure. The improvement in the 
device electrostatics, given by the DG configuration, is shown in Fig. 6 where the IOFF and ION (Fig. 6(a,b) respec-
tively), extracted from the transfer characteristics of n-type devices with TG and DG structures, are compared. 
It is found that, until LG = 5 nm, the OFF-current in the DG configuration is consistently 1 order of magnitude 
lower with respect to the TG geometry, while the ON-current shows an average 2× improvement. For LG = 4 nm, 
the potential barrier created by the CG starts to become thin enough to have tunneling effects, deteriorating the 
OFF-state of the device and thus lowering the positive impact of the double-gate. Similar results can be found for 
the p-type characteristics simulated on the same device.
Further analysis is presented in Fig. 7, where the effect of scaling on the sub-threshold slope (SS) and on the 
drain-induced barrier lowering (DIBL) is analysed. The SS is evaluated as the average slope of the transfer char-
acteristics in the sub-threshold regime (from − 0.2 to 0.2 VCG) for both p- and n-type operation mode (Fig. 7(a,b) 
respectively). For both polarities, it is shown that the SS greatly benefits from the double-gate geometry, which is 
able to mitigate the detrimental effect of increased channel thickness for the bilayer device. The DIBL is calculated 
as the variation of threshold voltage (Vth) of the device divided by the variation of applied VDS (DIBL = Δ Vth/Δ VDS) 
and is expressed in mV/V. A threshold voltage shift of ~25 mV can be estimated as the lateral shift, at the end 
of the subthreshold regime, between the transfer characteristic simulated at VDS = 0.1 V and 0.6 V (see Fig. 7c). 
Thus we computed a DIBL of 50 mV/V for LG = 6 nm, showing excellent immunity to DIBL effects. The observed 
immunity to DIBL is an added benefit of the SB polarity-controllable FETs, as the drain voltage drop in the chan-
nel is concentrated at the Schottky junction at drain. The change in VDS does not affect the height of the potential 
barrier created by the CG, which is ultimately responsible for the lowering of the threshold voltage of the device.
These analyses showed that the double-gate geometry provides the best electrostatic control and enhances the 
performances of the device by lowering the IOFF, while improving the ION and SS. Nevertheless, the ION reachable 
with 2L-WSe2, in both n- and p-type operation mode, are still too low to provide a successful scaling path with 
this material. The Schottky barriers at source and drain (φSB = 0.55 eV) are too high to have efficient tunneling at 
the contact interface. However, theoretical calculations32–34 have shown that in the family of 2D-TMDCs, several 
materials, such as ZrS2, HfS2, HfSe2, etc., have a lower semiconducting band-gap (0.7–0.9 eV) and could prove to 
be well suited for application in SB-DIG FETs. For many of these materials experimental evidences are still absent 
or very limited35–39, and even in the theoretical ab-initio calculations there are discrepancies in the computed 
material properties32–34 (with great variations especially in the value of the semiconducting band-gap, depending 
of the functional used in ab-initio simulations). Based on these theoretical analyses, we modeled a 2D-material, 
according to the properties presented in Table 1, and studied its potential application as a semiconducting channel 
Figure 6. Benefits of double-gate geometry in 2L-WSe2 n-type FETs. (a) Comparison between IOFF extracted 
at VCG = − 0.2 V and VPG = 1 V for top- and double-gate devices, at different gate lengths. (b) Comparison of 
devices ION extracted at VCG = 0.8 V and VPG = 1 V at different gate lengths.
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in polarity-controllable FETs. We considered a 2L-MX2 material with an increased lattice constant, a lower band-
gap and similar effective masses with respect to WSe2 (as it is predicted for ZrS2, HfS2, HfSe2). Figure 8(a,b) shows 
the transfer characteristics at different LG for a DG geometry for both p- and n-type polarities, while the device 
performances in terms of ION/IOFF ratios are presented in Fig. 8c. The lower Schottky-barrier height at source 
and drain (φSB = 0.4 eV) allow for a greater number of carriers to be injected in the channel, increasing the ION to 
~1.5 mA/μ m, while keeping IOFF well below 10−2 μ A/μ m down to LG = 5 nm. The lower ION/IOFF ratios for n-type 
behaviour shown in Fig. 8c, are caused by the lower effective mass of electrons, which increases the transmission 
probability of carriers over the potential barrier created by the CG, thus increasing the IOFF.
Conclusions
We evaluated scaling trends and device performances for 2D polarity-controllable FETs using self-consistent 
ballistic quantum-transport simulations. The device concept presents the great advantage of using only a single 
2D channel material for both device polarities and does not require complex doping techniques. We showed 
the feasibility of controllable-polarity behaviour at the nanoscale level thanks to the additional program gate 
Figure 7. Evaluation of sub-threshold slope and DIBL. (a) Sub-threshold slope extracted from the transfer 
characteristics of p-type devices, for both mono- and bi-layer WSe2. (b) Sub-threshold slope for n-type devices. 
It is shown that for both polarities, the use of the double-gate geometry benefits the sub-threshold behavior by 
reducing the SS. (c) DIBL evaluation at LG = 6 nm for DG n-type device. A Vth shift (Δ Vth) of approximately 
25 mV is present, leading to a DIBL of ~50 mV/V.
Figure 8. Analysis of performances for double-gate polarity-controllable device with 2L-MX2 material. 
The improved MX2 material was modeled with 0.8 eV bandgap, which results in a Schottky-barrier height (φSB) 
of 0.4 eV. The effective masses used were me = 0.3 and mh = 0.4. (a) Transfer characteristics for p-type behavior, 
with LG varied from 10 nm down to 5 nm. (b) Transfer characteristics for n-type behavior, with LG varied from 
10 nm down to 5 nm. (c) ION/IOFF for both p- and n-type behavior. In both cases, ION/IOFF > 105 is shown down to 
LG = 5 nm.
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introduced in the device geometry. We first simulated the performances of mono- and bi-layer WSe2, as a channel 
material, and found that the high semiconducting band-gap (~1.5 eV and 1.1 eV respectively) prevents achieving 
high ON-currents. Thus we studied the benefits of bilayer-MX2 materials, such as ZrSe2, HfS2, or HfSe2, for which 
ab-initio simulations have shown the presence of a lower semiconducting bandgap (0.7–0.9 eV). Due to the lack 
of experimental characterization and the disagreement between different ab-initio simulations, we modeled a 
bilayer-MX2 with electrical properties (effective masses and bandgap) within the values reported in literature32–34. 
For the simulated MX2 material, we showed ION > 103 μ A/μ m and ION/IOFF > 105 down to LG = 5 nm for both p- 
and n-type polarities. These performances are comparable with the ones predicted, using ballistic self-consistent 
transport simulations7,8, for conventional doped devices based on 2D-TMDCs, and thus show a feasible scaling 
path for 2-dimensional polarity-controllable devices for beyond-CMOS flatronics.
Methods
Material properties and Device simulations. To perform quantum simulations within NEGF for-
malism, we use a 2-band tight-binding Hamiltonian to model the conduction and valence band of a chosen 
material40. We calculated the hopping parameter thop, to be used by the NanoTCAD ViDES28,29 in the NEGF 
simulations, as40:
= ⁎t
E
a m
2
3hop
G
R
2
2

where a is the lattice constant, EG is the energy band-gap, ⁎mR is the reduced effective mass and  ħ is the reduced 
Plank constant. Here, the material parameters such as lattice constant, effective masses and band-gaps are taken 
from literature30–34 and reported in Table 1. This approach has been widely used to project performance of nano-
scale transistors based on Si, III-V41 and now 2D materials11–14. Further, to model Schottky contacts, we extend 
our Hamiltonian at the contacts for the zero-bandgap metal and applied Dirichlet boundary conditions. This 
model provides a good trade-off between accuracy and computational time which is crucial in advanced device 
design with exotic materials for future technology nodes.
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